“This paper reports an in-chip current distribution verification technology for power devices that takes into account the effect of layout parasitics. The proposed method enables verification of ...
Susan Tierney, Analysis Group, moderated a session on models for distribution system planning. The speakers were Jason Fuller, Pacific Northwest National Laboratory (PNNL); Roger Dugan, Electric Power ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results